New low-voltage small-area mixed-voltage I/O buffer
نویسندگان
چکیده
منابع مشابه
A New Low-Voltage, Low-Power and High-Slew Rate CMOS Unity-Gain Buffer
Class-AB circuits, which are able to deal with currents several orders of magnitude larger than their quiescent current, are good candidates for low-power and high slew-rate analog design. This paper presents a novel topology of a class AB flipped voltage follower (FVF) that has better slew rate and the same power consumption as the conventional class-AB FVF buffer previously presented in liter...
متن کاملLow voltage Low Power Fully Differential Buffer
In this letter a useful CMOS fully-differential buffer topology is presented. The proposed solution, performing the common mode feedback (CMFB) operation, shows a rail-to-rail characteristic, so it is particularly suitable for low-voltage (± 0.75V) low-power (<400 μW) applications. The simulated results have shown excellent general performance, evaluated in terms of suitable figures of merit (F...
متن کاملA Low Noise and Reliable CMOS I/O Buffer for Mixed Low Voltage Applications
Abstract: In this paper the design of a high voltage tolerant and reliable CMOS I/O buffer is proposed without using thick-oxide devices. In this presented design for mixed low voltage interface applications, it uses a simpler structure and therefore the circuit has good gate-oxide reliability. In addition, it is free of dc leakage current. No additional pad for dual power supplies is required ...
متن کاملA Simple I/O Buffer Circuit for Mixed Voltage Applications
A very simple circuit design of a bidirectional input/output(I/O) buffer is proposed for mixed voltage interface applications. By a floating N-well circuit technique two series PMOS transistors are used as an active pull-up driver. Such a structure provides a simple circuit that requires only a single terminal pad, a single power supply, and is free of DC leakage current. Mixed voltage interfac...
متن کاملBuffer Buffer Decoder Buffer Buffer Low Voltage Data Line High Voltage Reverse Line Data in Data out Buffer Buffer off - Chip Data
Presented in this paper are: 1.) lower bounds on energy consumption of noisy digital gates and 2.) the concept of noise tolerance via coding for achieving energy efficiency in the presence of noise. A discrete channel model for noisy digital logic in deep submicron technology that captures the manifestation of circuit noise is presented. The lower bounds are derived via an information-theoretic...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEICE Electronics Express
سال: 2009
ISSN: 1349-2543
DOI: 10.1587/elex.6.897